



II B. Tech II Semester Supplementary Examinations, April - 2021 SWITCHING THEORY AND LOGIC DESIGN (Electrical and Electronics Engineering) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answer ALL the question in Part-A 3. Answer any FOUR Questions from Part-B PART –A 1. a) What is self complement code? mention some self complement codes (2M)b) What are the advantages of K-map? (3M)(2M)c) What is Multiplexer? (3M) d) What is difference between a PLA and ROM? (2M) e) Define flip-flop? f) (2M) Explain the meaning of the term 'state equivalence' PART -B a) Deduce X from the following? 2. (8M) (i) $(BA0.C)_{16} = (X)_8$ (ii) $(10101100)_2 = (X)_{16}$ (iii) $(FFE.C)_{16}=(X)^2$ (iv) $(7562)_8 = (X)2$ b) Explain about non-weighted codes (6M)a) Simplify the following Boolean expressions to a minimum number of literals 3. (7M)i)ABC+A'B+ABC' ii)x'yz + xz iii) (x + y)'(x' + y')b) Difference between K map and Tubular method (7M) Implement the following Boolean function with a decoder 4. a) (7M) (a) $F(A, B, C, D) = \sum (1, 2, 5, 8, 6, 10, 12, 14)$ (b) $F(A, B, C, D) = \overline{\Sigma}(1, 2, 5, 6, 12)$ b) What is necessity of priority encoder? Explain about 8 to 3 priority encoder. (7M)5. Design a BCD to seven segment decoder using (a) PAL (b) PLA (7+7M)(7M) 6. a) With the aid of external logic, convert D type flip-flop to a SR flip-flop Draw the block diagram and timing diagram of a b) What is a shift register? (7M) shift register that shows the serial transfer of information from register A to register B.

7. a) What is Finite state machine and explain its capabilities (7M) b) Draw a state diagrams of a sequence detector which can detect 011 (7M)

