



III B. Tech I Semester Supplementary Examinations, June/July-2022 DIGITAL SYSTEM DESIGN USING HDL (Electronics and Communication Engineering)

(Electronics and Co

Time: 3 hours

Max. Marks: 75

Answer any **FIVE** Questions **ONE** Question from **Each unit** All Questions Carry Equal Marks

UNIT-I

- 1. a) Write down the step by step approach of FPGA design process on [8M] XILINX environment.
 - b) Draw and explain the basic architecture of FPGA. [7M]

(OR)

- 2. a) With the help of example explain the structure of a Verilog test [8M] bench file.
 - b) Explain three different methods of modeling in describing a digital [7M] system in Verilog with examples.

<u>UNIT-II</u>

- 3. a) Give the syntax for a net declaration? Explain the different kind of [8M] nets that belong to the net data type.
 - b) What are the different arithmetic operators in Verilog? Write a [7M] Verilog code for arithmetic operations on two eight bit vectors.

(OR)

- 4. a) List out the five different kinds of variable data types. Explain [8M] each one with declaration.
 - b) Construct a primitive calculator to add, subtract, multiply and [7M] divide two 4-bit numbers on the Basys3 board in Verilog.

<u>UNIT-III</u>

- 5. a) Distinguish between combinational and sequential circuits. List [8M] some applications of sequential circuits.
 - b) Implement the Verilog HDL source code and logic diagram for 1- [7M] bit full adder using data flow style.

(OR)

- 6. a) Draw the schematic circuit of a D flip flop with negative edge [8M] triggering using NAND gates. Give its truth table and explain its operation.
 - b) Explain the modeling approach for static RAM memory using [7M] Verilog HDL. Modeling approach consists of design and implementation.

1 of 2



SET - 1

UNIT-IV

- 7. a) List the basic types of shift registers in terms of data movement [8M] with diagrams? Also discuss the applications of shift registers.
 - b) Write a Verilog description of the 8-bit parallel in/parallel out shift [7M] register for multiplication and division operations.

(OR)

- 8. a) Write the design steps of synchronous counters with suitable [8M] examples.
 - b) Implement the Verilog HDL module of N-bit Synchronous [7M] Up/Down counter.

UNIT-V

- 9. a) What is a translator? Implement translator on the Basys3 Board [8M] in Verilog.
 - b) Briefly discuss about Air Freshener Dispenser application with [7M] neat diagram.

(OR)

- 10. a) Define UART. Explain the working principle of UART. [8M]
 - b) Explain the difference between I2C and SPI communication [7M] interface.

2 of 2