

#### II B. Tech II Semester Regular Examinations, June/July - 2022 DIGITAL IC DESIGN

(Electronics & Communication Engineering)

	Tim	e: 3 hours Max. Marks: 70	
		Answer any <b>FIVE</b> Questions each Question from each unit All Questions carry <b>Equal</b> Marks	
		UNIT-I	
1	a)	Explain the various Data Objects supported by VHDL. Give the necessary	[7M]
	b)	examples? Define the following terms relevant to Verilog HDL i) Parameters iii) Constants ii) Keywords iv) identifiers	[7M]
		Or	
2	a)	Explain the difference in program structure of VHDL and any other procedural language. Give an example.	[7M]
	b)	What is the use of library clause and use clause? Give example.	[7M]
		UNIT-II	
3	a)	Design a 4-bit carry look ahead adder using gates and write data flow VHDL program.	[7M]
	b)	Design a 3-bit comparator using three one bit comparators and logic gates.	[7M]
	,	Or	
4	a)	What is multiplexer? Draw the logic diagram of 8 to 1 line multiplexer?	[/M]
	b)	Design a 32 to 1 MUX using 74x151 and 74x139 decoders.	[7M]
		UNIT-III	
5	a)	Design and Explain the operation of 4-bit ring counter with the help of an IC?	[7M]
	b)	Implement the verilog HDL module of N-bit Synchronous Up/Down counter?	[7M]
		Or	
6	a)	Design and Explain a 4-bit Ripple counter with the help of an IC?	[7M]
	b)	With suitable logic diagram explain a 4-bit bidirectional shift register? Also write the VHDL source code for the same?	[7M]
		UNIT-IV	
7	a)	Design a 3-input CMOS OR-AND-INVERTER gate. Draw the logic diagram and function table.	[7M]
	b)	Discuss a Pseudo-NMOS logic and design XNOR gate using it?	[7M]
		Or	



- 8 a) Draw a circuit diagram, functional table, and logic symbol for a CMOS gate with [7M] two inputs A and B and an output Z where Z=1 if A=0 and B=1, and Z=0 otherwise.
  - b) What is a Complementary Pass-Transistor Logic (CPL)? Draw the Circuit diagram [7M] of CPL NAND2 gate and CPL NOR2 gate.

#### **UNIT-V**

- 9 a) Construct a Gate-level schematic of the clocked NAND-based JK latch circuit and [7M] explain its operation with detailed truth table?
  - b) Design Schmitt trigger using CMOS and explain its operation? [7M]

#### Or

- 10 a) Design CMOS SR latch circuit based on NOR2 gates and explain its operation with [7M] the help of truth table?
  - b) Draw different styles of D-FlipFlops using CMOS and transmission gates and [7M] explain any one?



#### II B. Tech II Semester Regular Examinations, June/July - 2022 DIGITAL IC DESIGN

(Electronics & Communication Engineering)

Tiı	Time: 3 hours Max. Marks: 70			
	Answer any <b>FIVE</b> Questions each Question from each unit All Questions carry <b>Equal</b> Marks			
		UNIT-I		
1	a) b)	Explain various architectural bodies/modeling styles in VHDL with examples. Explain the various data types supported by VHDL. Give the necessary examples.	[7M] [7M]	
•	`	Or		
2	a)	Write the differences between Verilog and VHDL? Write the Syntax of CASE INVERTOR?	[7M]	
	b)	Write a Verilog code for a 4X1 MUX using CASE statement?	[7M]	
2	- )	UNIT-II	[7]]	
3	a)	Design a 2 input 4-bit multiplexer. Write the truth table and draw the logic diagram.	[/M]	
	b)	Using a process statement write a VHDL source code for 4 to 1 multiplexer. Or	[7M]	
4	a)	Draw the logic diagram of 74x283 IC and design a 24-bit ripple adder using the same IC.	[7M]	
	b)	Write a VHDL code for four bit parallel adder/subtractor.	[7M]	
		UNIT-III		
5	a)	Draw the circuit diagram of a 4-bit binary counter and explain its working with its function table and write its Verilog code?	[12M]	
	b)	Tabulate the comparisons between synchronous sequential and asynchronous sequential circuits.	[2M]	
		Or		
6	a)	List the basic types of shift registers in terms of data movement with diagrams?	[2M]	
	b)	Write a verilog description of the 8-bit parallel in/parallel out shift register for multiplication and division operations and write its test bench? UNIT-IV	[12M]	
7	a)	Draw a circuit diagram, functional table, and logic symbol for a two input depletion- load NOR gate and explain its functional behavior.	[7M]	
	b)	Define threshold voltage of a MOS device and explain its significance.	[7M]	
8	a)	What is a CMOS transmission gate? Implement Ex-OR and Ex-NOR Boolean	[7M]	
0	u)	functions using transmission gate.	[,1,1]	
	b)	Design an area efficient layout diagram for the CMOS logic shown below $Y = (A + B + C)^{1}$	[7M]	
		UNIT-V		
9	a)	Draw the Gate-level schematic and block diagram of the NAND-based SR latch and explain the operation with the help of function table.	[7M]	
	b)	List out the comparisons between latch and flip flop.	[7M]	
		Or		
10	a)	Design and Explain the operation of CMOS clocked JK flip-flop	[12M]	
	b)	List out the differences between regenerative logic circuits and non-regenerative logic circuits.	[2M]	
		1 of 1		

|"|"|||"|"||||

**Code No: R2022042** 





## II B. Tech II Semester Regular Examinations, June/July - 2022 **DIGITAL IC DESIGN**

(Electronics & Communication Engineering)

Time: 3 hours Max. Marks: 70			
		Answer any FIVE Questions each Question from each unit	
		All Questions carry Equal Marks	
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
1	- )	UNIT-I	[7]]
I	a) b)	Explain the program structure of VHDL with the help of block diagram.	[/M]
	0)	with suitable examples explain the various data types supported by VHDL.	[/1 <b>VI</b> ]
2	a)	<b>Ur</b> List out the different Operators available in Verilog HDL Explain with example	[7M]
2	u) b)	What are the various data types supported by Varilog HDL? Explain about the	[7 <b>M</b> ]
	0)	predefined data values used for net or variable data type?	[/1 <b>v1</b> ]
2	``		
3	a)	Design the logic circuit for even parity checker and write the behavioral VHDL program?	[7M]
	b)	What is a comparator? Explain the operation of a 2-bit comparator with a relevant	[7M]
		diagram. Draw its logic symbol and write a VHDL code.	
		Or	
4	a)	Design the following code converters:	[7M]
	1-)	1) 5211 to 2421 11) 4-bit binary to excess-3	[ <b>7]] (</b> ]
	D)	74LS138?	[/M]
		UNIT-III	
5	a)	Draw the logic diagram for n-bit left to right shift register? Write down the VHDL	[9M]
	1 \	code for an n-bit left to right shift register?	573 63
	b)	List out the applications of shift register?	[5M]
(	- )	Or	[ <b>] 1</b>
0	a)	in structural stule	[9M]
	h)	Give brief note on bazards in sequential circuits?	[5M]
	0)	UNIT IV	
7	2)	Design a CMOS transistor significant input NAND gate. With the help of function	[7]]
/	a)	table explain the circuit.	[/IVI]
	b)	With suitable example, discuss about the requirement and operation of pass	[7M]
		transistors and design AND gate using it?	
		Or	
8	a)	Draw the circuit diagram of two-input depletion-load NOR gate and calculate the output low and output high voltages for the same?	[7M]
	b)	Design and Explain CMOS full-adder circuit?	[7M]
	0)		[,]
		UNIT-V	
9	a)	Draw the logic diagram and truth table of a CMOS clocked SR flip-flop and explain its operation?	[7M]
	b)	With neat schematic explain D latch using CMOS Inverter and Transmission gate?	[7M]
10	- )	Or	[ <b>/]] (</b> ]
10	a)	Draw the schematic circuit of a D flip flop with negative edge triggering using	[/M]
	աթյո	"Design Schmitt trigger using CMOS and explain?	[7M]
	۳ <b>۲</b>		[,]



### II B. Tech II Semester Regular Examinations, June/July - 2022 DIGITAL IC DESIGN

(Electronics & Communication Engineering)

Ti	me: .	3 hours Max. Marks: 70	
		Answer any <b>FIVE</b> Questions each Question from each unit	
UNIT-I			
1	a)	Explain the different concurrent statements and sequential statements in VHDL?	[7M]
	b)	Discuss about the comparison between CASE and IF statements in VHDL with examples?	[7M]
		Or	
2	a)	Give the syntax for a net declaration? Explain the different kind of nets that belong to the net data type?	[7M]
	b)	How the package declaration is different from entity declaration? Give the syntax for each?	[7M]
		UNIT-II	
3	a)	Draw the logic symbol and logic diagram of 74 X 148 priority encoder. Give its truth table and write VHDL code in any one of the model.	[7M]
	b)	Explain the design procedure for multiplexers and de-multiplexers and draw the logic diagram of a 4-to-1 line multiplexer with logic gates.	[7M]
4	a)	Give circuit implementation of 4 Bit Ripple adder and Ripple Adder/Subtractor using ones and twos complement method.	[7M]
	b)	Design a Binary to Gray Code converter and write its VHDL code using data flow modeling ?	[7M]
		UNIT-III	
5	a)	List the basic types of shift registers in terms of data movement with diagrams?	[2M]
	b)	Design & explain 4-bit serial-In Parallel-out register and write its VHDL code?	[12M ]
		Or	
6	a)	Explain the operation of a 4 bit synchronous binary counter with the required diagram and waveforms.	[7M]
	b)	Design a 4-bit binary synchronous counter using 74x74 IC. Write the VHDL source code for the same.	[7M]
		UNIT-IV	
7	a)	Draw the generalized NOR structure with multiple inputs using Pseudo nMOS and explain the operation with the help of functional table?	[7M]
	b)	Develop complementary Pass-transistor logic? Design OR operation using Pass-transistor logic?	[7M]
		Or	

element?

# **R20**

[7M]

8	a)	Draw and explain the CMOS Half adder?	[7M]	
	b)	How does a transmission gate work? Explain four different representations of the CMOS transmission gate (TG). Design 2X1 MUX using it? UNIT-V	[7M]	
9	a)	Explain the operation of a D-latch using CMOS through suitable timing diagram for various possibilities of input.	[7M]	
	b)	Design CMOS JK Flip flop and explain?	[7M]	
	Or			
10	a)	With the help of neat circuit diagram explain the operation of a CMOS bistable	[7M]	

b) Design D-Flip flop using CMOS Inverter and transmission gates as switches?

|"|"|||"|""|||"|