Code No: R1931053

R19

SET - 1

III B. Tech I Semester Supplementary Examinations, June/July-2022 **COMPILER DESIGN**

(Computer Science and Engineering)

Time: 3 hours Max. Marks: 75

Answer any FIVE Questions ONE Question from Each unit All Questions Carry Equal Marks *****

		UNIT-I			
1.	a)	With neat diagram explain different phases of compiler. Mention	[8M]		
		the input and output of each phase			
	b)	Derive the regular expression for the tokens given below and also	[7M]		
		draw a transition diagram to recognize the following tokens:			
		i) Relational operators			
		ii) Integer constant			
		iii) Identifier iv) White spaces			
		iv) White spaces v) Exponent part of a number			
		(OR)			
2.	a)	Explain in detail about LEX tool.	[8M]		
۷.	b)	Write the steps to convert Non-Deterministic Finite Automata	[7M]		
	Ο,	(NDFA) into Deterministic Finite Automata (DFA).	[111]		
		<u>UNIT-II</u>			
3.	a)	Write the properties of LR parser with its structure. Also explain	[8M]		
		the techniques of LR parser.			
	b)	What is Left Recursion? How to eliminate Left Recursion.	[7M]		
(OR)					
4.	a)	Construct predictive parser for the following grammar:	[8M]		
		S>(L)/a			
	1_ \	L>L,S/S and parse any input string.	[/7][/[]		
	b)	Describe the Error recovery scheme in YACC.	[7M]		
_	,	UNIT-III	[07.5]		
5.	a)	What is symbol table? Explain how the hash table is used to	[8M]		
	1 \	construct a symbol table.	[/=7.38.47.]		
	b)	What are the reasons to use intermediate code in a compiler?	[7M]		
		Write the intermediate code for the expression $a + a * (b + c) * d$.			
6.	۵)	(OR) What are the contents of a symbol table? Explain in detail about	[0]\/[]		
υ.	a)	the symbol table organization for block structured languages.	[8M]		
	b)	Write down the translation procedure for control statement?	[7M]		
	D)	write down the translation procedure for control statement:	[, 1,1]		

1 of 2

Code No: R1931053

R19

SET - 1

UNIT-IV

7.	a)	Compare static versus dynamic memory allocation.	[8M]		
	b)	Describe in detail about stack allocation of space and heap	[7M]		
		management.			
(OR)					
8.	a)	Explain Storage allocation strategies with suitable examples?	[8M]		
	b)	Illustrate the mechanism of elimination of partial redundancy in data flow analysis.	[7M]		
UNIT-V					
9.	a)	What are the properties of code generation phase? Also explain	[8M]		
		the Design Issues of this phase.			
	b)	Explain the target machine architecture?	[7M]		
		(OR)			
10.	a)	What are basic blocks? Write the algorithm for partitioning into Blocks.	[8M]		
	b)	Explain the simple code generator and generate target code sequence for the following statement d:=(a-b)+(a-c)+(a-c).	[7M]		

2 of 2